2023 - Research.com Electronics and Electrical Engineering in United States Leader Award
Optoelectronics, Layer, Wafer, Electronic engineering and Nanotechnology are his primary areas of study. His research integrates issues of Substrate, Photoresist, Capacitor and Electrical conductor, Electrical engineering in his study of Optoelectronics. His Layer research is multidisciplinary, incorporating elements of Inorganic chemistry, Oxide and Chemical engineering.
His Wafer study integrates concerns from other disciplines, such as Polishing, Chemical vapor deposition and Head. His biological study spans a wide range of topics, including Capacitance and Tungsten nitride. His study in Nanotechnology is interdisciplinary in nature, drawing from both Amorphous carbon and Integrated circuit.
His main research concerns Optoelectronics, Layer, Electronic engineering, Composite material and Substrate. His work deals with themes such as Electrical conductor, Electrical engineering and Semiconductor device, which intersect with Optoelectronics. His Layer research includes elements of Inorganic chemistry, Chemical engineering, Silicon and Capacitor.
The Chemical engineering study combines topics in areas such as Chemical vapor deposition and Analytical chemistry. His Electronic engineering study combines topics in areas such as Silicide and Integrated circuit. Gurtej S. Sandhu works mostly in the field of Semiconductor, limiting it down to topics relating to Wafer and, in certain cases, Polishing, as a part of the same area of interest.
Gurtej S. Sandhu mostly deals with Optoelectronics, Semiconductor device, Electrical conductor, Substrate and Semiconductor. Gurtej S. Sandhu is interested in Dielectric, which is a field of Optoelectronics. Gurtej S. Sandhu has included themes like Capacitance, Memory cell and Analytical chemistry in his Semiconductor device study.
His Electrical conductor research is multidisciplinary, relying on both Field-effect transistor and Memory array. His Substrate research incorporates elements of Photonics, Photoresist, Copolymer and Self assembled. His work carried out in the field of Semiconductor brings together such families of science as Layer and Silicon.
Gurtej S. Sandhu mainly focuses on Optoelectronics, Semiconductor device, Tunnel magnetoresistance, Electronic engineering and Electrical conductor. Gurtej S. Sandhu interconnects Field-effect transistor and Transistor in the investigation of issues within Optoelectronics. His research in Electronic engineering intersects with topics in Substrate, Conductive materials, Hardware security module and Memory cell.
Gurtej S. Sandhu combines subjects such as Layer, Memory array and Dielectric with his study of Electrical conductor. His Layer study combines topics from a wide range of disciplines, such as Doping, Engineering drawing, Transverse plane, NAND gate and Integrated circuit. His Dielectric research includes themes of Thermal conduction and Semiconductor.
This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.
Chemical vapor deposition technique for depositing titanium silicide on semiconductor wafers
Trung T. Doan;Gurtej S. Sandhu.
(1991)
Method for integrated circuit fabrication using pitch multiplication
Mirzafer K. Abatchev;Gurtej Sandhu;Luan Tran;William T. Rericha.
(2005)
Atomic layer deposition and conversion
Garo J. Derderian;Gurtej Singh Sandhu.
(2004)
Transistor with reduced depletion field width
Shuang Meng;Garo J. Derderian;Gurtej S. Sandhu.
(2013)
Mask material conversion
Mirzafer K. Abatchev;Gurtej Sandhu.
(2005)
Multiple step methods for forming conformal layers
Weimin Li;Gurtej S. Sandhu.
(2001)
System for real-time control of semiconductor wafer polishing including optical monitoring
Gurtej S. Sandhu;Trung Tri Doan.
(1995)
Multiple deposition for integration of spacers in pitch multiplication process
Jingyi Bai;Gurtej S. Sandhu;Shuang Meng.
(2005)
System for real-time control of semiconductor wafer polishing
Gurtej S. Sandhu;Trung Tri Doan.
(2001)
Memory devices with buried lines
Fernando Gonzalez;Gurtej S. Sandhu;Mike P. Violette.
(2006)
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below:
SemiLEDs
Intel (United States)
Micron (United States)
Micron (United States)
Micron (United States)
Intel (United States)
Polytechnic University of Milan
University of Washington
Independent Scientist / Consultant, US
Micron (United States)
Eindhoven University of Technology
University of Minnesota
Weizmann Institute of Science
NTT (Japan)
Aix-Marseille University
University of Santiago Chile
Brigham Young University
Stowers Institute for Medical Research
Temple University
Federal University of Toulouse Midi-Pyrénées
Florida Museum of Natural History
Universität Hamburg
Otto-von-Guericke University Magdeburg
University of New Brunswick
International Institute for Applied Systems Analysis
University of Wisconsin–Madison