World's Best Scientists 2026 revealed!
Michael P. Chudzik

Michael P. Chudzik

D-Index & Metrics

Electronics and Electrical Engineering

D-Index
38
Citations
4841
World Ranking
4979
National Ranking
1731

Overview

What is he best known for?

The fields of study he is best known for:

  • Semiconductor
  • Electrical engineering
  • Transistor

The scientist’s investigation covers issues in Optoelectronics, Metal gate, Electrical engineering, Gate dielectric and CMOS. His Optoelectronics research is multidisciplinary, incorporating perspectives in Layer, Gate oxide and Field-effect transistor. His work carried out in the field of CMOS brings together such families of science as PMOS logic, Silicon on insulator, Silicon and NMOS logic.

His High-κ dielectric research includes themes of Silicon-germanium and MOSFET. His Dielectric research includes elements of Tin, Electronic engineering, Semiconductor device and Conductor. Michael P. Chudzik interconnects Resistor, Semiconductor and Capacitor in the investigation of issues within Electronic component.

His most cited work include:

  • High density chip carrier with integrated passive devices (274 citations)
  • A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO2/HfO2 Stacks with FUSI, TiN, Re Gates (171 citations)
  • Structure and method for replacement gate mosfet with self-aligned contact using sacrificial mandrel dielectric (166 citations)

What are the main themes of his work throughout his whole career to date?

Michael P. Chudzik mainly investigates Optoelectronics, Metal gate, Layer, Dielectric and Gate dielectric. His Optoelectronics research integrates issues from Electronic engineering, Electrical engineering and Gate oxide. The Metal gate study combines topics in areas such as Field-effect transistor and Logic gate.

His Layer research incorporates elements of Oxide and Metal. His Dielectric research is multidisciplinary, relying on both Tin, Nitride and Analytical chemistry. The Gate dielectric study which covers Semiconductor that intersects with Electrical conductor and Epitaxy.

He most often published in these fields:

  • Optoelectronics (74.67%)
  • Metal gate (42.00%)
  • Layer (39.33%)

What were the highlights of his more recent work (between 2012-2016)?

  • Optoelectronics (74.67%)
  • Gate oxide (30.67%)
  • Gate dielectric (36.67%)

In recent papers he was focusing on the following fields of study:

Michael P. Chudzik mainly focuses on Optoelectronics, Gate oxide, Gate dielectric, Electronic engineering and Layer. His work deals with themes such as Threshold voltage and Metal gate, which intersect with Optoelectronics. His Metal gate research incorporates themes from Silicon and Work function.

His study in Gate oxide is interdisciplinary in nature, drawing from both Field-effect transistor, CMOS and Oxide thin-film transistor. The various areas that he examines in his Electronic engineering study include Substrate, Semiconductor device and Time-dependent gate oxide breakdown. The concepts of his Dielectric study are interwoven with issues in Oxide and Nitride.

Between 2012 and 2016, his most popular works were:

  • Replacement Gate With Reduced Gate Leakage Current (42 citations)
  • Challenges of nickel silicidation in CMOS technologies (23 citations)
  • FIN Field Effect Transistors Having Multiple Threshold Voltages (23 citations)

In his most recent research, the most cited papers focused on:

  • Semiconductor
  • Electrical engineering
  • Integrated circuit

His primary areas of study are Optoelectronics, Electronic engineering, Gate oxide, Gate dielectric and Dielectric. His Optoelectronics study integrates concerns from other disciplines, such as Fin and Epitaxy. Michael P. Chudzik studied Electronic engineering and Time-dependent gate oxide breakdown that intersect with Metal gate, Barrier layer and Work function.

His Gate oxide study improves the overall literature in Layer. His studies deal with areas such as Threshold voltage and Electrical engineering as well as Layer. In his research, Equivalent oxide thickness is intimately related to X-ray photoelectron spectroscopy, which falls under the overarching field of Dielectric.

Best Publications

  • A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO2/HfO2 Stacks with FUSI, TiN, Re Gates

    S. Zafar;Y.H. Kim;V. Narayanan;C. Cabral

  • Structure and method for replacement gate mosfet with self-aligned contact using sacrificial mandrel dielectric

    Shahab Siddiqui;Michael P. Chudzik;Carl J. Radens

  • Charge transport, optical transparency, microstructure, and processing relationships in transparent conductive indium-zinc oxide films grown by low-pressure metal-organic chemical vapor deposition

    Anchuan Wang;Jiyan Dai;Jizhi Cheng;Michael P. Chudzik

  • A cost effective 32nm high-K/ metal gate CMOS technology for low power applications with single-metal/gate-first process

    X. Chen;S. Samavedam;V. Narayanan;K. Stein

  • Stabilization of flatband voltages and threshold voltages in hafnium oxide based silicon transistors for cmos

    Nestor A. Bojarczuk;Michael P. Chudzik;Matthew W. Copel;Supratik Guha

  • A manufacturable dual channel (Si and SiGe) high-k metal gate CMOS technology with multiple oxides for high performance and low power applications

    S. Krishnan;U. Kwon;N. Moumen;M.W. Stoker

  • método de integração metal-dual e dielétrica-dual para transitores de efeito de campo de metal de alta constante (alto-k) e dispositivo semicondutor

    Michael P Chudzik;Rashmi Jha;Ravikumar Ramachandran;Richard S Wise

  • Sige channel epitaxial development for high-k PFET manufacturability

    Michael P. Chudzik;Dominic J. Schepis;Linda Black

  • High-performance high-κ/metal gates for 45nm CMOS and beyond with gate-first processing

    M. Chudzik;B. Doris;R. Mo;J. Sleight

  • Band-Edge High-Performance High-k/Metal Gate n-MOSFETs Using Cap Layers Containing Group IIA and IIIB Elements with Gate-First Processing for 45 nm and Beyond

    V. Narayanan;V.K. Paruchuri;N.A. Bojarczuk;B.P. Linder

  • 22nm High-performance SOI technology featuring dual-embedded stressors, Epi-Plate High-K deep-trench embedded DRAM and self-aligned Via 15LM BEOL

    S. Narasimha;P. Chang;C. Ortolland;D. Fried

  • Method for forming a uniform distribution of nitrogen in silicon oxynitride gate dielectric

    Anthony I. Chou;Michael P. Chudzik;Toshiharu Furukawa;Oleg Gluschenkov

  • Scaling the MOSFET gate dielectric: From high-k to higher-k? (Invited Paper)

    Martin M. Frank;SangBum Kim;Stephen L. Brown;John Bruley

  • High performance CMOS circuits, and methods for fabricating same

    John C. Arnold;Glenn A. Biery;Alessandro C. Callegari;Tze-Chiang Chen

  • On the integration of CMOS with hybrid crystal orientations

    M. Yang;V. Chan;S.H. Ku;M. Ieong

  • Replacement Gate With Reduced Gate Leakage Current

    Takashi Ando;Michael P. Chudzik;Rishikesh Krishnan;Siddarth A. Krishnan

  • Scaling deep trench based eDRAM on SOI to 32nm and Beyond

    G. Wang;D. Anand;N. Butt;A. Cestero

  • Thermally robust dual-work function ALD-MN/sub x/ MOSFETs using conventional CMOS process flow

    D.-G. Park;Z.J. Luo;N. Edleman;W. Zhu

  • High performance 32nm SOI CMOS with high-k/metal gate and 0.149µm 2 SRAM and ultra low-k back end with eleven levels of copper

    B. Greene;Q. Liang;K. Amarnath;Y. Wang

  • Method and structure for gate height scaling with high-k/metal gate technology

    Michael P. Chudzik;Ricardo A. Donaton;William K. Henson;Yue Liang

  • Inversion channel mobility in high-/spl kappa/ high performance MOSFETs

    Z. Ren;M.V. Fischetti;E.P. Gusev;E.A. Cartier

Frequent Co-Authors

Vijay Narayanan
Vijay Narayanan IBM (United States)
Vamsi K. Paruchuri
Vamsi K. Paruchuri IBM (United States)
Bruce B. Doris
Bruce B. Doris IBM (United States)
Eduard A. Cartier
Eduard A. Cartier IBM (United States)
Martin M. Frank
Martin M. Frank IBM (United States)
Oleg Gluschenkov
Oleg Gluschenkov IBM (United States)
Sufi Zafar
Sufi Zafar IBM (United States)
Supratik Guha
Supratik Guha Argonne National Laboratory
Carl J. Radens
Carl J. Radens IBM (United States)
James H. Stathis
James H. Stathis IBM (United States)

External Links

If you think any of the details on this page are incorrect, let us know.

Report an issue

We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below:

Related Online Degrees & Career Pathways

For those exploring Electronics and Electrical Engineering, flexible learning options are increasingly important. Many students benefit from enrolling in online colleges starting soon, allowing them to begin their education without waiting for traditional academic calendars. This flexibility supports varied schedules and faster entry into the workforce.

Additionally, short-term credentials can accelerate career growth. Programs like 6 month certificate programs that pay well offer practical skills and specialization, enhancing employability in technical roles or supporting positions within the engineering field.

Career pathways in electrical engineering can also suit different personality types. For individuals who prefer minimal social interaction, many roles align well with the characteristics outlined in good jobs for introverts. Technical analysis, design, and research positions often provide fulfilling opportunities in quieter, focused environments.

Those interested in leadership or project coordination may consider a structured approach through an best online accelerated project management degree. This can complement engineering skills with essential management capabilities, preparing graduates for supervisory roles that bridge technical expertise and team leadership.

Best Scientists Citing Michael P. Chudzik

Trending Scientists