2015 - Semiconductor Industry Association University Researcher Award
Larry Pileggi spends much of his time researching Electronic engineering, Integrated circuit design, Integrated circuit, Algorithm and Mathematical optimization. His work carried out in the field of Electronic engineering brings together such families of science as Electronic circuit, Electrical engineering and Interconnection. The study incorporates disciplines such as Delay calculation, Elmore delay, FIFO and Very-large-scale integration in addition to Integrated circuit design.
Larry Pileggi combines subjects such as Logic synthesis, Application-specific integrated circuit and Design flow with his study of Integrated circuit. His studies deal with areas such as Block, Network analysis and Statistical static timing analysis as well as Algorithm. His work deals with themes such as Parametric statistics, Stability, Nonlinear system, Moment and Inductance, which intersect with Mathematical optimization.
Larry Pileggi focuses on Electronic engineering, Control theory, CMOS, Electronic circuit and Integrated circuit design. Larry Pileggi specializes in Electronic engineering, namely Logic gate. Larry Pileggi combines subjects such as Equivalent circuit, Voltage, Power flow and Power-flow study with his study of Control theory.
His CMOS study combines topics from a wide range of disciplines, such as Transistor and Comparator. The concepts of his Integrated circuit study are interwoven with issues in Embedded system and Design for manufacturability. As a member of one scientific family, Larry Pileggi mostly works in the field of Mathematical optimization, focusing on Moment and, on occasion, Algorithm.
His scientific interests lie mostly in Equivalent circuit, Control theory, Electric power system, Grid and Electronic engineering. He has researched Equivalent circuit in several fields, including Convergence, Probabilistic logic, Nonlinear system, Optimization problem and Robustness. He interconnects Power grid, State, AC power, Voltage and Power flow in the investigation of issues within Control theory.
He has included themes like State and Transmission line in his Electric power system study. The various areas that Larry Pileggi examines in his Electronic engineering study include Electronic circuit, Calibration and Beyond CMOS. His study looks at the intersection of Routing and topics like Integrated circuit design with Integrated circuit.
His primary areas of investigation include Equivalent circuit, Control theory, Electric power system, Robustness and Power flow. His research integrates issues of Flow, Induction motor and State variable in his study of Equivalent circuit. His Control theory research is mostly focused on the topic Nonlinear system.
His work deals with themes such as Electronic engineering and State, which intersect with Electric power system. His Robustness study incorporates themes from Scalability, Transmission line, Probabilistic logic, Mathematical optimization and Eastern Interconnection. His research in Power flow intersects with topics in Frequency response, Automatic frequency control, Power system simulation and Power grid.
This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.
PRIMA: passive reduced-order interconnect macromodeling algorithm
A. Odabasioglu;M. Celik;L.T. Pileggi.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (1998)
Exploring regular fabrics to optimize the performance-cost trade-off
L. Pileggi;H. Schmit;A. J. Strojwas;P. Gopalakrishnan.
design automation conference (2003)
IC Interconnect Analysis
Larry Pileggi;Mustafa Celik;Altan Odabasioglu.
(2002)
Design methodology for IC manufacturability based on regular logic-bricks
V. Kheterpal;V. Rovner;T. G. Hersan;D. Motiani.
design automation conference (2005)
An architectural exploration of via patterned gate arrays
Chetan Patel;Anthony Cozzie;Herman Schmit;Larry Pileggi.
international symposium on physical design (2003)
The Elmore Delay as a Bound for RC Trees with Generalized Input Signals
Rohini Gupta;Byron Krauter;Bogdan Tutuianu;John Willis.
design automation conference (1995)
Regular logic fabrics for a via patterned gate array (VPGA)
K.Y. Tong;V. Kheterpal;V. Rovner;L. Pileggi.
custom integrated circuits conference (2003)
Maximization of layout printability/manufacturability by extreme layout regularity
Tejas Jhaveri;Larry Pileggi;Vyacheslav Rovner;Andrzej J. Strojwas.
Design and process integration for microelectronic manufacturing. Conference (2006)
The Elmore delay as a bound for RC trees with generalized input signals
R. Gupta;B. Tutuianu;L.T. Pileggi.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (1997)
Programmable gate array based on configurable metal interconnect vias
Larry Pileggi;Herman Schmit.
(2001)
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below:
University of California, Santa Barbara
Intel (United States)
IBM (United States)
IBM (United States)
IBM (United States)
Stanford University
Carnegie Mellon University
Nokia (United States)
Carnegie Mellon University
University of Minnesota
Aalto University
Verizon (United States)
Aalto University
University of North Carolina at Chapel Hill
Kansas State University
Federal Institute for Risk Assessment
University of Regensburg
University of Virginia
University of Michigan–Ann Arbor
University of Florida
Johns Hopkins University School of Medicine
Harvard University
Chiba University
University of Nebraska–Lincoln
Rice University
University of Illinois at Urbana-Champaign