His primary areas of study are Electronic engineering, Field-programmable gate array, Embedded system, Voltage and Integrated circuit design. Lei He mostly deals with Very-large-scale integration in his studies of Electronic engineering. Lei He combines subjects such as Lookup table, Routing, Process variation and AND gate with his study of Field-programmable gate array.
He has researched Embedded system in several fields, including Clock rate, Reduction, Logic synthesis and Power optimization. Lei He interconnects State of charge, Dynamic demand, System on a chip and Electronic circuit in the investigation of issues within Voltage. His Integrated circuit design study also includes fields such as
Electronic engineering, Algorithm, Field-programmable gate array, Mathematical optimization and Reduction are his primary areas of study. His Electronic engineering study combines topics in areas such as Electronic circuit, Interconnection and RLC circuit. His research investigates the connection with RLC circuit and areas like Inductance which intersect with concerns in Equivalent circuit and Topology.
His Algorithm research is multidisciplinary, incorporating elements of Process variation, Monte Carlo method, Importance sampling, Speedup and Robustness. His Field-programmable gate array study incorporates themes from Lookup table, Logic synthesis and Parallel computing, Benchmark. He studies Model order reduction, a branch of Reduction.
Lei He mainly focuses on Artificial intelligence, Field-programmable gate array, Algorithm, Pattern recognition and Communication channel. His studies in Field-programmable gate array integrate themes in fields like Compiler, Control reconfiguration and Parallel computing. His Algorithm research incorporates themes from Process variation, Sampling, Monte Carlo method, Importance sampling and Static random-access memory.
The concepts of his Process variation study are interwoven with issues in Circuit design and Cluster analysis. His research integrates issues of Mathematical optimization, Speedup and Robustness in his study of Importance sampling. His Communication channel research also works with subjects such as
Lei He spends much of his time researching Communication channel, Algorithm, Structural engineering, Topology and Transmitter power output. His work in Communication channel tackles topics such as Secure transmission which are related to areas like Artificial noise, Electronic engineering, Antenna diversity and Power optimization. His studies deal with areas such as Dimension, Curse of dimensionality, Monte Carlo method, Importance sampling and Robustness as well as Algorithm.
His Monte Carlo method study also includes fields such as
This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.
Smart electric vehicle (ev) charging and grid integration apparatus and methods
Rajit Gadh;Siddhartha Mal;Shivanand Prabhu;Chi-Cheng Chu.
(2012)
Performance optimization of VLSI interconnect layout
Jason Cong;Lei He;Cheng-Kok Koh;Patrick H. Madden.
Integration (1996)
Temperature and supply Voltage aware performance and power modeling at microarchitecture level
Weiping Liao;Lei He;K.M. Lepak.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2005)
Robust Extraction of Spatial Correlation
Jinjun Xiong;V. Zolotov;Lei He.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2007)
Distributed sleep transistor network for power reduction
Changbo Long;Lei He.
IEEE Transactions on Very Large Scale Integration Systems (2004)
Interconnect design for deep submicron ICs
Jason Cong;Zhigang Pan;Lei He;Cheng-Kok Koh.
international conference on computer aided design (1997)
Architecture evaluation for power-efficient FPGAs
Fei Li;Deming Chen;Lei He;Jason Cong.
field programmable gate arrays (2003)
Structured and parameterized model order reduction
Lei He;Hao Yu.
(2007)
Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics
Fei Li;Yan Lin;Lei He;Jason Cong.
field programmable gate arrays (2004)
Allocating power ground vias in 3D ICs for simultaneous power and thermal integrity
Hao Yu;Joanna Ho;Lei He.
ACM Transactions on Design Automation of Electronic Systems (2009)
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below:
University of California, Los Angeles
University of California, Los Angeles
Max Planck Institute for Software Systems
University at Buffalo, State University of New York
University of California, Los Angeles
University of California, Los Angeles
Purdue University West Lafayette
University of Illinois at Urbana-Champaign
Chinese Academy of Sciences
University of California, San Diego
Stanford University
Ritsumeikan University
Université Paris Cité
The University of Texas Southwestern Medical Center
University of Freiburg
University of Toronto
National Institutes of Health
University of New South Wales
Complutense University of Madrid
United States Geological Survey
Alfred Wegener Institute for Polar and Marine Research
Hiroshima University
University of Washington
University of California, Davis
University of California, San Diego
University of Exeter