2010 - IEEE Fellow For contributions to reliability and design techniques for integrated circuits and systems
His primary areas of study are Electronic engineering, CMOS, Electrical engineering, Electronic circuit and Transistor. Yusuf Leblebici is interested in Very-large-scale integration, which is a field of Electronic engineering. The concepts of his CMOS study are interwoven with issues in PMOS logic, Subthreshold conduction, Logic gate and Voltage.
His studies in Logic gate integrate themes in fields like NAND gate and Pass transistor logic. His Electronic circuit research includes themes of Spice and Circuit reliability. His biological study spans a wide range of topics, including Optoelectronics and Reliability.
Yusuf Leblebici mainly investigates Electronic engineering, CMOS, Electrical engineering, Electronic circuit and Optoelectronics. His research investigates the connection with Electronic engineering and areas like Transistor which intersect with concerns in Reliability. His CMOS study combines topics in areas such as Computer hardware, Chip, Low-power electronics and Integrated circuit.
His research integrates issues of Pixel and Frame rate in his study of Computer hardware. His research investigates the connection between Electronic circuit and topics such as Very-large-scale integration that intersect with problems in Circuit reliability. His work carried out in the field of Optoelectronics brings together such families of science as Electrode and Resistive random-access memory.
His main research concerns Electronic engineering, CMOS, Optoelectronics, Computer hardware and Resistive random-access memory. The study incorporates disciplines such as Power, Electronic circuit, Serial communication and Transceiver in addition to Electronic engineering. As a member of one scientific family, Yusuf Leblebici mostly works in the field of Electronic circuit, focusing on Logic gate and, on occasion, Noise margin.
His CMOS study results in a more complete grasp of Electrical engineering. His work on Nanowire, Lithography and Microelectromechanical systems as part of general Optoelectronics study is frequently linked to Tungsten, therefore connecting diverse disciplines of science. In his research, Phase-change memory and Conductance is intimately related to Artificial neural network, which falls under the overarching field of Resistive random-access memory.
Yusuf Leblebici focuses on Electronic engineering, CMOS, Resistive random-access memory, Optoelectronics and Artificial intelligence. His specific area of interest is Electronic engineering, where Yusuf Leblebici studies Digital signal processing. His CMOS study is related to the wider topic of Electrical engineering.
His Resistive random-access memory research is multidisciplinary, incorporating perspectives in Artificial neural network, Layer, Chip and Resistive switching. His research in Optoelectronics focuses on subjects like Etching, which are connected to Electronics and Electrical measurements. His Artificial intelligence research integrates issues from Real-time computing, Neuron, Computer vision and Key.
This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.
CMOS Digital Integrated Circuits Analysis & Design
Sung-Mo (Steve) Kang;Yusuf Leblebici.
Neuromorphic computing using non-volatile memory
Geoffrey W. Burr;Robert M. Shelby;Abu Sebastian;Sangbum Kim.
Advances in Physics: X (2017)
A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS
L. Kull;T. Toifl;M. Schmatz;P. A. Francese.
international solid-state circuits conference (2013)
Neuromorphic computing with multi-memristive synapses
Irem Boybat;Irem Boybat;Manuel Le Gallo;S. R. Nandakumar;S. R. Nandakumar;Timoleon Moraitis.
Nature Communications (2018)
Neuromorphic computing with multi-memristive synapses
Irem Boybat;Manuel Le Gallo;Nandakumar S. R.;Timoleon Moraitis.
arXiv: Emerging Technologies (2017)
Dynamic thermal management in 3D multicore architectures
Ayse K. Coskun;Jose L. Ayala;David Atienza;Tajana Simunic Rosing.
design, automation, and test in europe (2009)
Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs
M. De Marchi;D. Sacchetto;S. Frache;J. Zhang.
international electron devices meeting (2012)
22.1 A 90GS/s 8b 667mW 64× interleaved SAR ADC in 32nm digital SOI CMOS
Lukas Kull;Thomas Toifl;Martin Schmatz;Pier Andrea Francese.
international solid-state circuits conference (2014)
Energy Efficient Low-Noise Neural Recording Amplifier With Enhanced Noise Efficiency Factor
V Majidzadeh;A Schmid;Y Leblebici.
IEEE Transactions on Biomedical Circuits and Systems (2011)
MoS2 transistors operating at gigahertz frequencies.
Daria Krasnozhon;Dominik Lembke;Clemens Nyffeler;Yusuf Leblebici.
Nano Letters (2014)
Profile was last updated on December 6th, 2021.
Research.com Ranking is based on data retrieved from the Microsoft Academic Graph (MAG).
The ranking d-index is inferred from publications deemed to belong to the considered discipline.
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below: