2016 - IEEE Fellow For contributions to design methods and tools for multiprocessor systems on chip
His Embedded system study frequently draws parallels with other fields, such as Floorplan. His research on Floorplan often connects related areas such as Embedded system. David Atienza applies his multidisciplinary studies on Computer architecture and Software in his research. David Atienza integrates several fields in his works, including Software and Computer architecture. David Atienza integrates Distributed computing with Database in his research. In his research, David Atienza undertakes multidisciplinary study on Database and Scalability. David Atienza applies his multidisciplinary studies on Scalability and Distributed computing in his research. David Atienza frequently studies issues relating to Topology (electrical circuits) and Electrical engineering. Topology (electrical circuits) is closely attributed to Electrical engineering in his work.
This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.
Compressed Sensing for Real-Time Energy-Efficient ECG Compression on Wireless Body Sensor Nodes
H. Mamaghanian;N. Khaled;D. Atienza;P. Vandergheynst.
IEEE Transactions on Biomedical Engineering (2011)
3D-ICE: fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling
Arvind Sridhar;Alessandro Vincenzi;Martino Ruggiero;Thomas Brunschwiler.
international conference on computer aided design (2010)
Prediction and management in energy harvested wireless sensor nodes
Joaquin Recas Piorno;Carlo Bergonzini;David Atienza;Tajana Simunic Rosing.
international conference on wireless communication, vehicular technology, information theory and aerospace & electronic systems technology (2009)
Designing application-specific networks on chips with floorplan information
S. Murali;P. Meloni;F. Angiolini;D. Atienza.
international conference on computer aided design (2006)
Dynamic thermal management in 3D multicore architectures
Ayse K. Coskun;Jose L. Ayala;David Atienza;Tajana Simunic Rosing.
design, automation, and test in europe (2009)
An integrated hardware/software approach for run-time scratchpad management
Poletti Francesco;Paul Marchal;David Atienza;Luca Benini.
design automation conference (2004)
A Complete Network-On-Chip Emulation Framework
N. Genko;D. Atienza;G. De Micheli;J. M. Mendias.
design, automation, and test in europe (2005)
Invited paper: Network-on-Chip design and synthesis outlook
David Atienza;Federico Angiolini;Srinivasan Murali;Antonio Pullini.
Temperature-aware processor frequency assignment for MPSoCs using convex optimization
S Murali;A Mutapcic;D Atienza;R Gupta.
international conference on hardware/software codesign and system synthesis (2007)
Temperature control of high-performance multi-core platforms using convex optimization
S. Murali;A. Mutapcic;D. Atienza;R. Gupta.
design, automation, and test in europe (2008)
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below: