2020 - Member of the National Academy of Engineering For quantitative analysis of computer architecture and its application to architectural innovation in commercial microprocessors.
2009 - ACM - IEEE CS Eckert-Mauchly Award For pioneering contributions to performance analysis and modeling methodologies; for design innovations in several significant industry microprocessors; and for deftly bridging research and development, academia and industry.
2004 - IEEE Fellow For contributions to computer architecture and quantitative analysis of processor performance.
2004 - ACM Fellow For contributions to computer architecture and performance analysis.
Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks
Yu-Hsin Chen;Tushar Krishna;Joel S. Emer;Vivienne Sze.
IEEE Journal of Solid-state Circuits (2017)
Efficient Processing of Deep Neural Networks: A Tutorial and Survey
Vivienne Sze;Yu-Hsin Chen;Tien-Ju Yang;Joel S. Emer.
Proceedings of the IEEE (2017)
14.5 Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks
Yu-Hsin Chen;Tushar Krishna;Joel Emer;Vivienne Sze.
international solid-state circuits conference (2016)
Eyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks
Yu-Hsin Chen;Joel Emer;Vivienne Sze.
international symposium on computer architecture (2016)
Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor
Dean M. Tullsen;Susan J. Eggers;Joel S. Emer;Henry M. Levy.
international symposium on computer architecture (1996)
A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor
Shubhendu S. Mukherjee;Christopher Weaver;Joel Emer;Steven K. Reinhardt.
international symposium on microarchitecture (2003)
Eyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks
Yu-Hsin Chen;Joel Emer;Vivienne Sze.
international symposium on computer architecture (2016)
Adaptive insertion policies for high performance caching
Moinuddin K. Qureshi;Aamer Jaleel;Yale N. Patt;Simon C. Steely.
international symposium on computer architecture (2007)
High performance cache replacement using re-reference interval prediction (RRIP)
Aamer Jaleel;Kevin B. Theobald;Simon C. Steely;Joel Emer.
international symposium on computer architecture (2010)
SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks
Angshuman Parashar;Minsoo Rhu;Anurag Mukkara;Antonio Puglielli.
international symposium on computer architecture (2017)
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below:
Cavium (United States)
MIT
Nvidia (United States)
Nvidia (United States)
Nvidia (United Kingdom)
Microsoft (United States)
University of California, San Diego
The University of Texas at Austin
MIT
University of California, Riverside
SciTech Strategies
University of Paris-Sud
PSL University
ETH Zurich
AnalytiCon Discovery GmbH
University of Manchester
National Research Council (CNR)
Victoria University of Wellington
Université Paris Cité
China Agricultural University
University of Copenhagen
Albert Einstein College of Medicine
University of Colorado Boulder
University of Seville
Georgetown University Medical Center
University of Oxford