2023 - Research.com Computer Science in Germany Leader Award
2012 - IEEE Fellow For contributions to digital VLSI circuit testing and test compression
Janusz Rajski spends much of his time researching Built-in self-test, Algorithm, Automatic test pattern generation, Electronic engineering and Fault coverage. The various areas that Janusz Rajski examines in his Built-in self-test study include Design for testing, Overhead, Shift register, Interconnection and Boundary scan. His Algorithm research includes elements of Polynomial and Scan chain, Integrated circuit.
His biological study focuses on Test compression. He has researched Electronic engineering in several fields, including Test vector, Electronic circuit, System on a chip and Electronics. In his work, Fault indicator, Divide and conquer algorithms and CMOS is strongly intertwined with Stuck-at fault, which is a subfield of Fault coverage.
His primary areas of investigation include Automatic test pattern generation, Algorithm, Built-in self-test, Electronic engineering and Test compression. His Automatic test pattern generation research includes themes of Design for testing, Reliability engineering, Computer engineering and Fault coverage. Janusz Rajski combines subjects such as Polynomial, Encoding and Benchmark with his study of Algorithm.
The Built-in self-test study combines topics in areas such as Overhead, Adder and Shift register. His Electronic engineering research incorporates themes from Phase, Electronic circuit, Pseudorandom number generator and Low-power electronics. His Test compression research focuses on subjects like Scan chain, which are linked to Computer hardware, Boundary scan and Test response.
Janusz Rajski mainly investigates Automatic test pattern generation, Test compression, Code coverage, Algorithm and Computer hardware. In his works, Janusz Rajski undertakes multidisciplinary study on Automatic test pattern generation and Test data. His Test compression study which covers Scan chain that intersects with Electronic engineering.
His Algorithm research includes themes of Fault and Benchmark. His Computer hardware research is multidisciplinary, relying on both Electronic circuit and Network packet. His Fault coverage study deals with Built-in self-test intersecting with System on a chip and Computer engineering.
Janusz Rajski focuses on Automatic test pattern generation, Fault coverage, Test compression, Built-in self-test and Algorithm. Janusz Rajski combines subjects such as Electronic engineering, Logic gate and Fault model with his study of Automatic test pattern generation. His Fault coverage research integrates issues from Design for testing, Pseudorandom number generator and Code coverage.
Janusz Rajski usually deals with Design for testing and limits it to topics linked to Testability and Integrated circuit design and Integrated circuit. In his study, which falls under the umbrella issue of Test compression, Digital electronics is strongly linked to Real-time computing. His Algorithm study incorporates themes from Fault and Observability.
This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.
Embedded deterministic test
J. Rajski;J. Tyszer;M. Kassab;N. Mukherjee.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2004)
Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers
S. Hellebrand;J. Rajski;S. Tarnick;S. Venkataraman.
IEEE Transactions on Computers (1995)
Embedded deterministic test for low cost manufacturing test
J. Rajski;J. Tyszer;M. Kassab;N. Mukherjee.
international test conference (2002)
Logic BIST for large industrial designs: real issues and case studies
G. Hetherington;T. Fryars;N. Tamarapalli;M. Kassab.
international test conference (1999)
Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers
Sybille Hellebrand;Steffen Tarnick;Bernard Courtois;Janusz Rajski.
international test conference (1992)
Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs
Santiago Remersaro;Xijiang Lin;Zhuo Zhang;Sudhakar Reddy.
international test conference (2006)
Testing and diagnosis of interconnects using boundary scan architecture
A. Hassan;J. Rajski;V.K. Agarwal.
international test conference (1988)
Arithmetic built-in self-test of multiple scan-based integrated circuits
Janusz Rajski;Jerzy Tyszer.
(2004)
Arithmetic Built-In Self-Test for Embedded Systems
Janusz Rajski;Jerzy Tyszer.
(1997)
Impact of multiple-detect test patterns on product quality
B. Benware;C. Schuermyer;N. Tamarapalli;Kun-Han Tsai.
international test conference (2003)
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below:
Poznań University of Technology
University of Iowa
Purdue University West Lafayette
Mentor Graphics
University of California, Santa Barbara
Carnegie Mellon University
Stanford University
University of Freiburg
University of Tokyo
Linköping University
Horizon Robotics Inc.
Stanford University
Linköping University
Cornell University
University of Alberta
Tarbiat Modares University
University of British Columbia
Finnish Forest Research Institute
University of Helsinki
University of Florida
University of Washington
University of California, Berkeley
Emory University
Australian National University
Indiana University
University of Edinburgh