H-Index & Metrics Best Publications

H-Index & Metrics

Discipline name H-index Citations Publications World Ranking National Ranking
Computer Science D-index 49 Citations 7,825 134 World Ranking 3008 National Ranking 1583

Research.com Recognitions

Awards & Achievements

2009 - IEEE Fellow For contributions to data compression and built-in self-test for integrated circuits


What is she best known for?

The fields of study she is best known for:

  • Algorithm
  • Statistics
  • Integrated circuit

Nur A. Touba spends much of her time researching Built-in self-test, Algorithm, Automatic test pattern generation, Parallel computing and Test data. Her research in Built-in self-test focuses on subjects like Real-time computing, which are connected to Probabilistic logic, Core and Integrator. She has researched Algorithm in several fields, including Overhead, Code and Fault detection and isolation.

Her Automatic test pattern generation research is multidisciplinary, relying on both Design for testing and Fault coverage. The Parallel computing study combines topics in areas such as Single event upset and Shift register. Her biological study spans a wide range of topics, including Test compression, Computer hardware and Test vector.

Her most cited work include:

  • Survey of Test Vector Compression Techniques (387 citations)
  • Static compaction techniques to control scan vector power dissipation (335 citations)
  • Test vector decompression via cyclical scan chains and its application to testing core-based designs (281 citations)

What are the main themes of her work throughout her whole career to date?

Her main research concerns Algorithm, Automatic test pattern generation, Fault coverage, Built-in self-test and Computer hardware. Her studies deal with areas such as Electronic engineering and Shift register as well as Algorithm. Her Automatic test pattern generation study combines topics from a wide range of disciplines, such as Design for testing, Test set and Parallel computing.

Her research investigates the connection between Built-in self-test and topics such as Testability that intersect with issues in FLOPS. Her research integrates issues of Chip, Automatic test equipment, Embedded system, Test compression and Test data in her study of Computer hardware. Her study explores the link between Test data and topics such as Test vector that cross with problems in Lossless compression.

She most often published in these fields:

  • Algorithm (44.69%)
  • Automatic test pattern generation (25.70%)
  • Fault coverage (22.91%)

What were the highlights of her more recent work (between 2011-2021)?

  • Algorithm (44.69%)
  • Decoding methods (10.61%)
  • Computer hardware (20.67%)

In recent papers she was focusing on the following fields of study:

Nur A. Touba focuses on Algorithm, Decoding methods, Computer hardware, Test compression and Electronic engineering. Her Algorithm research includes elements of Dram and Built-in self-test. Her biological study deals with issues like Fault coverage, which deal with fields such as Overhead, Discrete mathematics and Testability.

Her Test compression study integrates concerns from other disciplines, such as Test data, Scan chain and Shift register. Nur A. Touba interconnects Fault tolerance, Design for testing and Integer programming in the investigation of issues within Electronic engineering. Her work deals with themes such as FIFO, Circuit complexity and Parallel computing, which intersect with Automatic test pattern generation.

Between 2011 and 2021, her most popular works were:

  • Improving logic obfuscation via logic cone analysis (60 citations)
  • Improved Trace Buffer Observation via Selective Data Capture Using 2-D Compaction for Post-Silicon Debug (24 citations)
  • Test Point Insertion with Control Points Driven by Existing Functional Flip-Flops (22 citations)

In her most recent research, the most cited papers focused on:

  • Algorithm
  • Statistics
  • Electrical engineering

Algorithm, Computer hardware, Electronic engineering, Scan chain and Fault coverage are her primary areas of study. Nur A. Touba works mostly in the field of Algorithm, limiting it down to topics relating to Test compression and, in certain cases, Test data, as a part of the same area of interest. Her Computer hardware research is multidisciplinary, incorporating perspectives in Linear programming, Transmission, Sequential logic and Integer programming.

Her Electronic engineering research incorporates elements of Design for testing, Observability and Overhead. Nur A. Touba has included themes like Fault tolerance and Very-large-scale integration in her Design for testing study. Her Fault coverage research integrates issues from Testability, Pseudorandom number generator and Built-in self-test.

This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.

Best Publications

Survey of Test Vector Compression Techniques

N.A. Touba.
IEEE Design & Test of Computers (2006)

521 Citations

Static compaction techniques to control scan vector power dissipation

R. Sankaralingam;R.R. Oruganti;N.A. Touba.
vlsi test symposium (2000)

462 Citations

Scan vector compression/decompression using statistical coding

A. Jas;J. Ghosh-Dastidar;N.A. Touba.
vlsi test symposium (1999)

404 Citations

Test vector decompression via cyclical scan chains and its application to testing core-based designs

A. Jas;N.A. Touba.
international test conference (1998)

383 Citations

An efficient test vector compression scheme using selective Huffman coding

A. Jas;J. Ghosh-Dastidar;Mom-Eng Ng;N.A. Touba.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2003)

366 Citations

Cost-effective approach for reducing soft error failure rate in logic circuits

K. Mohanram;N.A. Touba.
international test conference (2003)

363 Citations

Test vector encoding using partial LFSR reseeding

C.V. Krishna;A. Jas;N.A. Touba.
international test conference (2001)

301 Citations

Altering a pseudo-random bit sequence for scan-based BIST

N.A. Touba;E.J. McCluskey.
international test conference (1996)

245 Citations

Reducing test data volume using LFSR reseeding with seed compression

C.V. Krishna;N.A. Touba.
international test conference (2002)

238 Citations

Logic synthesis of multilevel circuits with concurrent error detection

N.A. Touba;E.J. McCluskey;E.J. McCluskey.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (1997)

218 Citations

If you think any of the details on this page are incorrect, let us know.

Contact us

Best Scientists Citing Nur A. Touba

Krishnendu Chakrabarty

Krishnendu Chakrabarty

Duke University

Publications: 112

Janusz Rajski

Janusz Rajski

Siemens (Germany)

Publications: 104

Irith Pomeranz

Irith Pomeranz

Purdue University West Lafayette

Publications: 99

Hans-Joachim Wunderlich

Hans-Joachim Wunderlich

University of Stuttgart

Publications: 75

Sudhakar M. Reddy

Sudhakar M. Reddy

University of Iowa

Publications: 71

Jerzy Tyszer

Jerzy Tyszer

Poznań University of Technology

Publications: 60

Xiaoqing Wen

Xiaoqing Wen

Kyushu Institute of Technology

Publications: 53

Subhasish Mitra

Subhasish Mitra

Stanford University

Publications: 37

Fabrizio Lombardi

Fabrizio Lombardi

Northeastern University

Publications: 34

Wu-Tung Cheng

Wu-Tung Cheng

Mentor Graphics

Publications: 31

Qiang Xu

Qiang Xu

Chinese University of Hong Kong

Publications: 30

Edward J. McCluskey

Edward J. McCluskey

Stanford University

Publications: 28

Mehdi B. Tahoori

Mehdi B. Tahoori

Karlsruhe Institute of Technology

Publications: 27

Bernd Becker

Bernd Becker

University of Freiburg

Publications: 26

Bashir M. Al-Hashimi

Bashir M. Al-Hashimi

King's College London

Publications: 22

Kwang-Ting Cheng

Kwang-Ting Cheng

Hong Kong University of Science and Technology

Publications: 22

Something went wrong. Please try again later.