2013 - IEEE Fellow For contributions to the microarchitecture and design of high-performance microprocessors and computer systems
Mikko H. Lipasti focuses on Parallel computing, Multiprocessing, Cache, Computer network and Microarchitecture. The various areas that Mikko H. Lipasti examines in his Parallel computing study include Operand and Processor register. His studies in Multiprocessing integrate themes in fields like FIFO, Real-time computing and Memory coherence.
His Cache study combines topics from a wide range of disciplines, such as Queue and Pointer. When carried out as part of a general Computer network research project, his work on Network planning and design, Interconnection, Network packet and Router is frequently linked to work in Throughput, therefore connecting diverse disciplines of study. As a part of the same scientific family, Mikko H. Lipasti mostly works in the field of Microarchitecture, focusing on Dataflow and, on occasion, Very long instruction word and Instruction-level parallelism.
His primary scientific interests are in Parallel computing, Cache, Embedded system, Distributed computing and Microarchitecture. The Parallel computing study combines topics in areas such as Consistency model and Latency. His Cache study is concerned with the field of Operating system as a whole.
His work investigates the relationship between Distributed computing and topics such as Cache coherence that intersect with problems in False sharing and Protocol. Mikko H. Lipasti has researched Microarchitecture in several fields, including Microprocessor, Out-of-order execution and Datapath. His Instruction set research integrates issues from Computer architecture and Instruction scheduling.
The scientist’s investigation covers issues in Parallel computing, Computer hardware, Distributed computing, Computation and Efficient energy use. Mikko H. Lipasti mostly deals with Cache in his studies of Parallel computing. His research investigates the connection between Cache and topics such as Static random-access memory that intersect with issues in Block, Tag RAM and Process variation.
Many of his research projects under Computer hardware are closely connected to Acceleration, Style and Optical flow with Acceleration, Style and Optical flow, tying the diverse disciplines of science together. His Distributed computing study integrates concerns from other disciplines, such as Workload, Speculative execution, Memory bandwidth and Turnaround time. His Computation study which covers Energy that intersects with Outcome, Oracle and Value.
His primary areas of study are Parallel computing, Cache, Computer hardware, Operating system and Dram. His research links Power consumption with Parallel computing. The Cache study which covers Static random-access memory that intersects with Process variation, Redundancy, Voltage reduction and Overhead.
His research in Computer hardware intersects with topics in Hopfield network and Computation. His research ties Embedded system and Operating system together. His work carried out in the field of Dram brings together such families of science as Memory controller, Memory management, Registered memory, Memory rank and Memory scrubbing.
This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.
Value locality and load value prediction
Mikko H. Lipasti;Christopher B. Wilkerson;John Paul Shen.
architectural support for programming languages and operating systems (1996)
Value locality and load value prediction
Mikko H. Lipasti;Christopher B. Wilkerson;John Paul Shen.
architectural support for programming languages and operating systems (1996)
Exceeding the dataflow limit via value prediction
Mikko H. Lipasti;John Paul Shen.
international symposium on microarchitecture (1996)
Exceeding the dataflow limit via value prediction
Mikko H. Lipasti;John Paul Shen.
international symposium on microarchitecture (1996)
Modern Processor Design: Fundamentals of Superscalar Processors
John Paul Shen;Mikko H. Lipasti.
(2002)
Modern Processor Design: Fundamentals of Superscalar Processors
John Paul Shen;Mikko H. Lipasti.
(2002)
Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support
Natalie Enright Jerger;Li-Shiuan Peh;Mikko Lipasti.
international symposium on computer architecture (2008)
Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support
Natalie Enright Jerger;Li-Shiuan Peh;Mikko Lipasti.
international symposium on computer architecture (2008)
Achieving predictable performance through better memory controller placement in many-core CMPs
Dennis Abts;Natalie D. Enright Jerger;John Kim;Dan Gibson.
international symposium on computer architecture (2009)
Achieving predictable performance through better memory controller placement in many-core CMPs
Dennis Abts;Natalie D. Enright Jerger;John Kim;Dan Gibson.
international symposium on computer architecture (2009)
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below:
University of Illinois at Urbana-Champaign
University of Wisconsin–Madison
Carnegie Mellon University
National University of Singapore
University of Wisconsin–Madison
Google (United States)
Google (United States)
IBM (United States)
University of California, Los Angeles
DeepMind (United Kingdom)
Chinese University of Hong Kong
Georgia State University
New York University
Yokohama National University
Beijing University of Technology
University of South Carolina
Chinese Academy of Sciences
Chinese Academy of Sciences
Saarland University
California Institute of Technology
Universidade Federal de Viçosa
University of Nottingham
Copenhagen University Hospital
Chulalongkorn University
University of Wisconsin–Madison
Chinese Academy of Sciences