2006 - ACM Fellow For contributions to programming languages, compilers, and computer architecture.
Parallel computing, Profiling, Operating system, Software and Programming language are his primary areas of study. His Parallel computing research focuses on MESIF protocol, CPU cache, Cache coloring, Cache pollution and Cache. His work deals with themes such as Program analysis, Compiler, Performance tuning, Tracing and Basic block, which intersect with Profiling.
In Operating system, he works on issues like Transactional memory, which are connected to Atomicity. The various areas that James R. Larus examines in his Software study include Computer security, Computer architecture, Software deployment and Web search engine. His research in Shared memory intersects with topics in Data diffusion machine, Distributed computing and Memory management.
James R. Larus focuses on Parallel computing, Programming language, Operating system, Software and Shared memory. His Parallel computing research is multidisciplinary, incorporating elements of Compiler, Data structure and Computation. While the research belongs to areas of Programming language, James R. Larus spends his time largely on the problem of Multiprocessing, intersecting his research to questions surrounding Workstation.
His Software research incorporates themes from Interface, Cloud computing, Software engineering and Embedded system. The concepts of his Shared memory study are interwoven with issues in Message passing, Distributed computing and Uniform memory access, Distributed shared memory. As part of one scientific family, James R. Larus deals mainly with the area of Distributed computing, narrowing it down to issues related to the Cache coherence, and often Protocol.
James R. Larus mainly investigates Embedded system, Non-volatile memory, Algorithm, Parallel computing and Data structure. His Embedded system research is multidisciplinary, incorporating perspectives in Dram, Software, Server and Transient. The Software study which covers PCI Express that intersects with Scheduling, Concurrency, Coprocessor and Design space exploration.
As a part of the same scientific family, James R. Larus mostly works in the field of Algorithm, focusing on Speedup and, on occasion, Scalability and Parallel algorithm. His research integrates issues of Metadata and Presentation in his study of Parallel computing. James R. Larus has researched Data structure in several fields, including CPU cache and State.
James R. Larus mainly focuses on Embedded system, Server, Software, Computer security and Non-volatile memory. The study incorporates disciplines such as Dram, Market fragmentation, Overhead and Memory management in addition to Embedded system. The Server study combines topics in areas such as Reconfigurable computing and Web search engine.
In general Software study, his work on Hardware acceleration often relates to the realm of Plane, thereby connecting several areas of interest. The various areas that James R. Larus examines in his Computer security study include Tracing and Upload. His Non-volatile memory study combines topics from a wide range of disciplines, such as CPU cache, State and Transient.
This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.
A reconfigurable fabric for accelerating large-scale datacenter services
Andrew Putnam;Adrian M. Caulfield;Eric S. Chung;Derek Chiou.
international symposium on computer architecture (2014)
A reconfigurable fabric for accelerating large-scale datacenter services
Andrew Putnam;Adrian M. Caulfield;Eric S. Chung;Derek Chiou.
international symposium on computer architecture (2014)
Efficient path profiling
Thomas Ball;James R. Larus.
international symposium on microarchitecture (1996)
Mining specifications
Glenn Ammons;Rastislav Bodík;James R. Larus.
symposium on principles of programming languages (2002)
Optimally profiling and tracing programs
Thomas Ball;James R. Larus.
ACM Transactions on Programming Languages and Systems (1994)
Software and the Concurrency Revolution: Leveraging the full power of multicore processors demands new tools and new thinking from the software industry.
Herb Sutter;James Larus.
ACM Queue (2005)
Exploiting hardware performance counters with flow and context sensitive profiling
Glenn Ammons;Thomas Ball;James R. Larus.
programming language design and implementation (1997)
EEL: machine-independent executable editing
James R. Larus;Eric Schnarr.
programming language design and implementation (1995)
The Wisconsin Wind Tunnel: virtual prototyping of parallel computers
Steven K. Reinhardt;Mark D. Hill;James R. Larus;Alvin R. Lebeck.
measurement and modeling of computer systems (1993)
Tempest and typhoon: user-level shared memory
Steven K. Reinhardt;James R. Larus;David A. Wood.
international symposium on computer architecture (1994)
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below:
University of Wisconsin–Madison
University of Wisconsin–Madison
Microsoft (United States)
Microsoft (United States)
Microsoft (United States)
Microsoft (United States)
Independent Scientist / Consultant, US
Microsoft (United States)
Microsoft (United States)
Google (United States)
State University of Campinas
University of Pittsburgh
Ludwig-Maximilians-Universität München
Agricultural Research Service
University of Messina
Université Paris Cité
National Chung Hsing University
University of Bologna
National Institutes of Health
Kagoshima University
University of Exeter
University of Innsbruck
London School of Hygiene & Tropical Medicine
University of North Carolina at Chapel Hill
University of British Columbia
University of Pennsylvania