His study on Ecology is interrelated to topics such as Energy consumption and Key (lock). His Key (lock) study frequently draws connections to other fields, such as Ecology. Alper Buyuktosunoglu undertakes multidisciplinary investigations into Embedded system and System on a chip in his work. Alper Buyuktosunoglu performs integrative System on a chip and Embedded system research in his work. Alper Buyuktosunoglu undertakes multidisciplinary investigations into Computer architecture and Processor design in his work. His multidisciplinary approach integrates Processor design and Computer architecture in his work. Alper Buyuktosunoglu combines Parallel computing and Distributed computing in his studies. He integrates Distributed computing and Parallel computing in his research. Many of his studies on Chip involve topics that are commonly interrelated, such as Telecommunications.
His study explores the link between Cache and topics such as Parallel computing that cross with problems in Multi-core processor. He performs integrative study on Multi-core processor and Central processing unit. His Central processing unit study frequently draws connections between related disciplines such as CPU shielding. His Power (physics) study combines Dynamic demand and Power management studies. His Dynamic demand study frequently involves adjacent topics like Power (physics). Alper Buyuktosunoglu undertakes multidisciplinary studies into Operating system and Software engineering in his work. While working on this project, he studies both Embedded system and Computer architecture. He merges Computer architecture with Embedded system in his study. His Quantum mechanics study frequently draws connections to other fields, such as Energy (signal processing).
This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.
An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget
C. Isci;A. Buyuktosunoglu;C.-Y. Chen;P. Bose.
international symposium on microarchitecture (2006)
Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors
D.M. Brooks;P. Bose;S.E. Schuster;H. Jacobson.
IEEE Micro (2000)
Microarchitectural techniques for power gating of execution units
Zhigang Hu;Alper Buyuktosunoglu;Viji Srinivasan;Victor Zyuban.
international symposium on low power electronics and design (2004)
Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures
Rajeev Balasubramonian;David Albonesi;Alper Buyuktosunoglu;Sandhya Dwarkadas.
international symposium on microarchitecture (2000)
NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads
Seth H. Pugsley;Jeffrey Jestes;Huihui Zhang;Rajeev Balasubramonian.
international symposium on performance analysis of systems and software (2014)
An adaptive issue queue for reduced power at high performance
Alper Buyuktosunoglu;Stanley Schuster;David Brooks;Pradip Bose.
Lecture Notes in Computer Science (2001)
Dynamically tuning processor resources with adaptive processing
D.H. Albonesi;R. Balasubramonian;S.G. Dropsbo;S. Dwarkadas.
IEEE Computer (2003)
Integrating adaptive on-chip storage structures for reduced dynamic power
S. Dropsho;A. Buyuktosunoglu;R. Balasubramonian;D.H. Albonesi.
international conference on parallel architectures and compilation techniques (2002)
Introducing the Adaptive Energy Management Features of the Power7 Chip
M Floyd;M Allen-Ware;K Rajamani;B Brock.
IEEE Micro (2011)
A circuit level implementation of an adaptive issue queue for power-aware microprocessors
Alper Buyuktosunoglu;David Albonesi;Stanley Schuster;David Brooks.
great lakes symposium on vlsi (2001)
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below: