2001 - ACM Fellow For outstanding contributions to logic design and testing and to fault-tolerant computer architecture.
The scientist’s investigation covers issues in Algorithm, Electronic circuit, Parallel computing, Logic gate and Hypercube. The various areas that he examines in his Algorithm study include Quantum computer, Controlled NOT gate and Circuit design. His Quantum computer study incorporates themes from Fault, Automatic test pattern generation, Integer programming and Stuck-at fault.
His biological study spans a wide range of topics, including Binary logarithm, Fault coverage, Test data, Function and Data structure. His research in Parallel computing intersects with topics in Graph, Theoretical computer science, Representation, Constant and Logic optimization. His Logic gate research includes themes of AND gate and Computation.
His scientific interests lie mostly in Algorithm, Electronic circuit, Logic gate, Electronic engineering and Stochastic computing. The study incorporates disciplines such as Quantum computer, Fault model, Probabilistic logic and Adder in addition to Algorithm. His studies deal with areas such as Computer engineering, Benchmark, Fault, CMOS and Integer programming as well as Electronic circuit.
His study in the fields of Logic synthesis under the domain of Logic gate overlaps with other disciplines such as Circuit reliability. His study in Logic synthesis is interdisciplinary in nature, drawing from both Boolean function and Circuit design. His Electronic engineering research incorporates elements of Electrical engineering and Integrated circuit.
Stochastic computing, Algorithm, Electronic circuit, Computation and Probabilistic logic are his primary areas of study. His Stochastic computing study integrates concerns from other disciplines, such as Logic synthesis and Computer engineering. His Algorithm research incorporates themes from Function, Adder and Circuit design.
His Electronic circuit research is multidisciplinary, incorporating perspectives in Value, Decorrelation and Random number generation. He has researched Probabilistic logic in several fields, including Fault, Digital electronics, Quantum computer and Benchmark. The subject of his Logic gate research is within the realm of Electronic engineering.
John P. Hayes focuses on Stochastic computing, Algorithm, Logic gate, Computation and Electronic circuit. He interconnects Image processing, Logic synthesis and Adder in the investigation of issues within Stochastic computing. His work on Sequential logic as part of general Algorithm study is frequently linked to Planar, bridging the gap between disciplines.
His Logic gate study combines topics in areas such as Decoding methods and Integrated circuit. John P. Hayes has included themes like Artificial neural network and Theoretical computer science in his Computation study. His study focuses on the intersection of Electronic circuit and fields such as Decorrelation with connections in the field of Function and Shift register.
This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.
Computer Architecture and Organization
John P. Hayes.
Synthesis of reversible logic circuits
V.V. Shende;A.K. Prasad;I.L. Markov;J.P. Hayes.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2003)
Unveiling the ISCAS-85 benchmarks: a case study in reverse engineering
M.C. Hansen;H. Yalcin;J.P. Hayes.
IEEE Design & Test of Computers (1999)
Survey of Stochastic Computing
Armin Alaghi;John P. Hayes.
ACM Transactions in Embedded Computing Systems (2013)
A survey of the theory of hypercube graphs
Frank Harary;John P. Hayes;Horng Jyh Wu.
Computers & Mathematics With Applications (1988)
Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices
Smita Krishnaswamy;George F. Viamontes;Igor L. Markov;John P. Hayes.
design, automation, and test in europe (2005)
ARCHITECTURE OF A HYPERCUBE SUPERCOMPUTER.
John P. Hayes;Trevor N. Mudge;Quentin F. Stout.
international conference on parallel processing (1986)
Hierarchical test generation using precomputed tests for modules
B.T. Murray;J.P. Hayes.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (1990)
A Microprocessor-based Hypercube Supercomputer
John P. Hayes;Trevor Mudge;Quentin F. Stout;Stephen Colley.
IEEE Micro (1986)
Stochastic circuits for real-time image-processing applications
Armin Alaghi;Cheng Li;John P. Hayes.
design automation conference (2013)
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below: