Rainer Leupers spends much of his time researching Computer architecture, Embedded system, Code generation, Parallel computing and Instruction set. Rainer Leupers has researched Computer architecture in several fields, including Application software, System on a chip, Software development and Electronic design automation. His work on MPSoC is typically connected to Flexibility as part of general System on a chip study, connecting several disciplines of science.
His research integrates issues of Host and Reduced instruction set computing in his study of Embedded system. The study incorporates disciplines such as Program optimization, Compiler and Digital signal processing in addition to Code generation. The various areas that he examines in his Instruction set study include Hardware description language and Source code.
Rainer Leupers mainly investigates Embedded system, Computer architecture, Compiler, Parallel computing and Software. His Embedded system study integrates concerns from other disciplines, such as Debugging and Multi-core processor. His studies deal with areas such as Instruction set, Application-specific instruction-set processor, System on a chip and Design space exploration as well as Computer architecture.
His work carried out in the field of Compiler brings together such families of science as Assembly language and Code generation. His research in Parallel computing focuses on subjects like Digital signal processing, which are connected to Digital signal processor. Rainer Leupers studies Software development, a branch of Software.
His scientific interests lie mostly in Multi-core processor, Embedded system, Software, Computer engineering and MPSoC. The Multi-core processor study combines topics in areas such as Computer architecture, Software engineering and Obfuscation. His study on SystemC is often connected to Virtual platform as part of broader study in Embedded system.
His Software research includes elements of Advanced driver assistance systems, Compiler and Code generation. His study in Compiler is interdisciplinary in nature, drawing from both Exploit and Pareto principle. His research in Parallel computing intersects with topics in Multiplication and Granularity.
His primary scientific interests are in Multi-core processor, Embedded system, Software, Arithmetic and Compiler. His studies in Embedded system integrate themes in fields like Automotive software, AUTOSAR, Scope, Task and Idle. The study incorporates disciplines such as Distributed computing, Multiprocessing, Code generation, Source code and Efficient energy use in addition to Software.
As a member of one scientific family, Rainer Leupers mostly works in the field of Compiler, focusing on Exploit and, on occasion, MPSoC, Pareto principle, Heuristic and Parallel software. His research integrates issues of Computer architecture, Android, Heuristic and Voltage in his study of MPSoC. In his study, which falls under the umbrella issue of Signal processing, Instruction set is strongly linked to Computer engineering.
This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.
A universal technique for fast and flexible instruction-set architecture simulation
Achim Nohl;Gunnar Braun;Oliver Schliebusch;Rainer Leupers.
design automation conference (2002)
Architecture Exploration for Embedded Processors with LISA
Andreas Hoffmann;Heinrich Meyr;Rainer Leupers.
Algorithms for address assignment in DSP code generation
Rainer Leupers;Peter Marwedel.
international conference on computer aided design (1996)
Handbook of Signal Processing Systems
Shuvra S. Bhattacharyya;Ed F. Deprettere;Rainer Leupers;Jarmo Takala.
Customizable Embedded Processors: Design Technologies and Applications
Paolo Ienne;Rainer Leupers.
Retargetable Code Generation Based on Structural Processor Description
Rainer Leupers;Peter Marwedel.
Design Automation for Embedded Systems (1998)
Retargetable Code Generation for Digital Signal Processors
MAPS: an integrated framework for MPSoC application parallelization
J. Ceng;J. Castrillon;W. Sheng;H. Scharwachter.
design automation conference (2008)
Code Optimization Techniques for Embedded Processors: Methods, Algorithms, and Tools
Software synthesis and code generation for signal processing systems
S.S. Bhartacharyya;R. Leupers;P. Marwedel.
IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing (2000)
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below: