What is he best known for?
The fields of study he is best known for:
- Operating system
- Algorithm
- Electrical engineering
Marios C. Papaefthymiou focuses on Electronic engineering, Low-power electronics, CMOS, Integrated circuit design and Adiabatic circuit.
His Logic gate study in the realm of Electronic engineering interacts with subjects such as Dissipation and Boundary value problem.
His biological study deals with issues like Pass transistor logic, which deal with fields such as Logic level, Precomputation and Cycles per instruction.
His Low-power electronics course of study focuses on Logic simulation and Topology, Quantization and Digital signal processing.
His CMOS research is multidisciplinary, incorporating perspectives in Very-large-scale integration, Logic family and Power gating.
His research integrates issues of Low voltage and Structure in his study of Integrated circuit design.
His most cited work include:
- Precomputation-based sequential logic optimization for low power (289 citations)
- Computational sprinting (154 citations)
- True single-phase adiabatic circuitry (71 citations)
What are the main themes of his work throughout his whole career to date?
Marios C. Papaefthymiou mainly investigates Electronic engineering, Clock skew, CMOS, Low-power electronics and Clock gating.
Electronic engineering and Electrical engineering are commonly linked in his work.
In general Clock skew, his work in Timing failure is often linked to Retiming and Linear programming linking many areas of study.
His CMOS study combines topics from a wide range of disciplines, such as Adiabatic circuit, Logic family, Inductor, Logic gate and Very-large-scale integration.
The various areas that Marios C. Papaefthymiou examines in his Low-power electronics study include Integrated circuit design and Logic synthesis.
His Clock gating research includes elements of Clock network and Underclocking.
He most often published in these fields:
- Electronic engineering (61.15%)
- Clock skew (22.30%)
- CMOS (20.86%)
What were the highlights of his more recent work (between 2009-2018)?
- Electronic engineering (61.15%)
- CPU multiplier (18.71%)
- Clock gating (18.71%)
In recent papers he was focusing on the following fields of study:
The scientist’s investigation covers issues in Electronic engineering, CPU multiplier, Clock gating, Digital clock manager and Underclocking.
His Electronic engineering study which covers Inductor that intersects with Figure of merit.
His research on Digital clock manager concerns the broader Clock skew.
Marios C. Papaefthymiou interconnects Synchronous circuit and Master clock in the investigation of issues within Clock skew.
Marios C. Papaefthymiou studied Logic gate and Pass transistor logic that intersect with State.
His CMOS study combines topics in areas such as Power consumption and Embedded system.
Between 2009 and 2018, his most popular works were:
- Computational sprinting (154 citations)
- Computational sprinting on a hardware/software testbed (65 citations)
- Resonant clock design for a power-efficient high-volume x86–64 microprocessor (60 citations)
In his most recent research, the most cited papers focused on:
- Operating system
- Algorithm
- Integrated circuit
His primary scientific interests are in Simulation, Electronic engineering, Throughput, Chip and Sprint.
In his research on the topic of Electronic engineering, Figure of merit is strongly related with Microprocessor.
His work deals with themes such as Computation and Voltage, which intersect with Chip.
His study in Dark silicon is interdisciplinary in nature, drawing from both Single-core and Response time.
His Mobile computing research is multidisciplinary, relying on both Real-time computing, Distributed computing and Mobile device.
His Low-power electronics research integrates issues from NMOS logic, Logic gate, Logic family, Integrated circuit and Subthreshold conduction.
This overview was generated by a machine learning system which analysed the scientist’s
body of work. If you have any feedback, you can
contact us
here.
