His scientific interests lie mostly in Parallel computing, Pointer analysis, Cache coloring, Scalability and Algorithm. In general Parallel computing, his work in Scratchpad memory is often linked to Reliability linking many areas of study. His Pointer analysis research is multidisciplinary, relying on both Java and Real-time computing.
His biological study spans a wide range of topics, including Program analysis, Alias analysis, Reachability, Static single assignment form and Speedup. His studies deal with areas such as Unimodular matrix, Graph and Compiler as well as Algorithm. His Pointer research focuses on subjects like Call site, which are linked to Theoretical computer science.
His primary areas of study are Parallel computing, Compiler, Algorithm, Pointer analysis and Scalability. His Parallel computing research includes themes of Scheduling, Graph and Loop tiling. His research investigates the connection between Compiler and topics such as Embedded system that intersect with problems in Overhead.
His work in Algorithm addresses issues such as Nested loop join, which are connected to fields such as Unimodular matrix and Loop. Java is closely connected to Reachability in his research, which is encompassed under the umbrella topic of Pointer analysis. His work in Java tackles topics such as Theoretical computer science which are related to areas like Programming language.
Jingling Xue mostly deals with Parallel computing, Android, Static analysis, Pointer and Pointer analysis. Jingling Xue interconnects Graph, Thread, Compiler and Graph in the investigation of issues within Parallel computing. His work carried out in the field of Android brings together such families of science as Real-time computing, False positive paradox, Computer engineering and Malware.
Jingling Xue has researched Static analysis in several fields, including Software bug, Software, Java, Algorithm and Control flow. His Pointer research is multidisciplinary, incorporating elements of Address space, Shadow and Short Code. The Pointer analysis study combines topics in areas such as Heap, Ripple and Reachability.
The scientist’s investigation covers issues in Android, Static analysis, Pointer analysis, False positive paradox and Parallel computing. His Static analysis research integrates issues from Pointer, Software bug, Software, Set and Algorithm. His research integrates issues of Probabilistic logic and Speedup in his study of Algorithm.
His Pointer analysis research incorporates elements of Ripple, Computer engineering and Human–computer interaction. His study looks at the intersection of False positive paradox and topics like Operating system with Control flow. He is studying Instruction set, which is a component of Parallel computing.
This overview was generated by a machine learning system which analysed the scientist’s body of work. If you have any feedback, you can contact us here.
Loop tiling for parallelism
A clinical study of 674 patients with oral lichen planus in China
Jing-Ling Xue;Ming-Wen Fan;Shuo-Zhi Wang;Xin-Ming Chen.
Journal of Oral Pathology & Medicine (2005)
SVF: interprocedural static value-flow analysis in LLVM
Yulei Sui;Jingling Xue.
compiler construction (2016)
Data cache locking for higher program predictability
Xavier Vera;Björn Lisper;Jingling Xue.
measurement and modeling of computer systems (2003)
Memory coloring: a compiler approach for scratchpad memory management
Lian Li;Lin Gao;Jingling Xue.
international conference on parallel architectures and compilation techniques (2005)
Level by level: making flow- and context-sensitive pointer analysis scalable for millions of lines of code
Hongtao Yu;Jingling Xue;Wei Huo;Xiaobing Feng.
symposium on code generation and optimization (2010)
On Tiling as a Loop Transformation
Parallel Processing Letters (1997)
Static memory leak detection using full-sparse value-flow analysis
Yulei Sui;Ding Ye;Jingling Xue.
international symposium on software testing and analysis (2012)
Communication-Minimal Tiling of Uniform Dependence Loops
Journal of Parallel and Distributed Computing (1997)
Data caches in multitasking hard real-time systems
X. Vera;B. Lisper;Jingling Xue.
real-time systems symposium (2003)
If you think any of the details on this page are incorrect, let us know.
We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below: