World's Best Scientists 2026 revealed!

D-Index & Metrics

Computer Science

D-Index
31
Citations
3461
World Ranking
13752
National Ranking
882

Best Publications

  • FPGASort: a high performance sorting architecture exploiting run-time reconfiguration on fpgas for large problem sorting

    Dirk Koch;Jim Torresen

  • Go Ahead: A Partial Reconfiguration Framework

    Christian Beckhoff;Dirk Koch;Jim Torresen

  • ReCoBus-Builder — A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAS

    D. Koch;C. Beckhoff;J. Teich

  • Partial Reconfiguration on FPGAs: Architectures, Tools and Applications

    Unknown

  • Efficient hardware checkpointing: concepts, overhead analysis, and implementation

    Dirk Koch;Christian Haubelt;Jürgen Teich

  • A Survey on FPGA Virtualization

    Unknown

  • The Xilinx Design Language (XDL): Tutorial and use cases

    Christian Beckhoff;Dirk Koch;Jim Torresen

  • BITMAN: A tool and API for FPGA bitstream manipulations

    Unknown

  • Photo‐realistic Rendering of Metallic Car Paint from Image‐Based Measurements

    Martin Rump;Gero Müller;Ralf Sarlette;Dirk Koch

  • High Speed Partial Run-Time Reconfiguration Using Enhanced ICAP Hard Macro

    Simen Gimle Hansen;Dirk Koch;Jim Torresen

  • FPGAs for Software Programmers

    Unknown

  • FPGADefender: Malicious Self-oscillator Scanning for Xilinx UltraScale + FPGAs

    Unknown

  • An efficient FPGA overlay for portable custom instruction set extensions

    Unknown

  • A Dynamic NoC Approach for Communication in Reconfigurable Devices

    Christophe Bobda;Mateusz Majer;Dirk Koch;Ali Ahmadinia

  • A dynamic NoC approach for communication in reconfigurable devices

    Christophe Bobda;Mateusz Majer;Dirk Koch;Ali Ahmadinia

  • Task scheduling for heterogeneous reconfigurable computers

    Ali Ahmadinia;Christophe Bobda;Dirk Koch;Mateusz Majer

  • Bitstream Decompression for High Speed FPGA Configuration from Slow Memories

    D. Koch;C. Beckhoff;J. Teich

  • A Bus-Based SoC Architecture for Flexible Module Placement on Reconfigurable FPGAs

    Andreas Oetken;Stefan Wildermann;Jurgen Teich;Dirk Koch

  • Parallel Hardware Merge Sorter

    Unknown

  • FABulous: An Embedded FPGA Framework

    Unknown

If you think any of the details on this page are incorrect, let us know.

Report an issue

We appreciate your kind effort to assist us to improve this page, it would be helpful providing us with as much detail as possible in the text box below:

Recently Published Articles